

Optimal Control of Multilevel Flying-Capacitor Converters

Stephen James Watkins

Submitted in accordance with the requirements for the degree of
Doctor of Philosophy

The University of Leeds
School of Electronic and Electrical Engineering

September 2005

The candidate confirms that the work submitted is his own and that appropriate credit has been given where reference has been made to the work of others.

Acknowledgements

Firstly, I wish thank my supervisors, Dr. Li Zhang and Dr. Austin Hughes for their guidance and encouragement throughout the research program. Their support was especially appreciated during some difficult times during that period.

I would also like to thank Dr. Jasmin Čorda for his collaboration on the feasibility study into multilevel power converters for switched reluctance machines, and general support and help during my period of study.

I would also like to thank Mr. Colin Dyson from Filtronic Comtek Limited, Shipley, UK for his help in sourcing the PCBs used in the experimental inverter.

Special thanks are also extended to Dr. Peter Rasmussen and Professor Frede Blaabjerg for giving me the opportunity to work as a member of the Institute of Energy Technology, Aalborg University, Denmark. My six months stay was very fruitful and helped me greatly in focussing on the writing of this thesis. I would also like to thank Mr. Ewen Ritchie, Dr. Michael Bech and Dr. Stig Munk-Nielsen for some useful discussions and suggestions in relation to this thesis work.

Most importantly, I would like to thank my partner Maureen for her love and support which has helped me see this work to a conclusion.

Finally, I would like to dedicate this thesis to my parents Cyril and Cecily, who have supported and encouraged me through all my academic studies over the years.

Abstract

This thesis is concerned with the flying-capacitor multilevel power converter topology. This converter is one of several different static power converter circuits which can produce three or more distinct voltage levels at the output terminals. All multilevel converters are constructed from semiconductor power switches which have a lower voltage rating than the maximum terminal voltages, and so are generally used in high power, medium voltage applications. Flying-capacitor converters have internal floating capacitors which provide voltage clamping of the power switches. To ensure correct operation, the internal capacitor voltages have to be at specific balanced levels and this poses a major challenge in the control of the flying-capacitor converter.

The main objective of this work was to investigate the control of a three-phase flying-capacitor inverter, and identify optimal modulation strategies which would improve the output power quality by minimising the harmonic content of the output waveforms. As part of this investigation, suitable capacitor voltage balancing strategies for incorporation within the modulation control system had to be identified. It was also the intention of the work to quantify the effect on performance of different capacitor ratings, in order to provide a definitive guide to selecting components for a practical inverter.

Simulations of various forms of multilevel sinusoidal modulation are presented in the thesis. The modulation schemes covered are selective harmonic elimination (SHE), sine-triangle PWM and space vector PWM. In the flying-capacitor inverter, there are a variety of different implementations possible for each scheme due to the increased number of synthesisable output voltage levels. The relative merits of the different modulators are assessed based on output power quality, and this is done in respect to the novel capacitor voltage balancing strategies developed for each scheme. To aid this investigation, a detailed simulator program has been developed which incorporates realistic models of the inverter system and digital controller.

The investigations into SHE control have revealed that a switching state rotation pattern can be optimally selected to balance the capacitor voltages and actually reduce the harmonic content of the output in the case of practically sized capacitors. System characteristics are presented which can enable the selection of the capacitors based on the load characteristic in order to optimise the performance of the practical inverter.

An in-depth investigation into the various sine-triangle PWM carrier placement options, reference sampling methods and hardware implementation issues known in the literature has been carried out. The results show the effect of the various implementations on output power quality and a comparative assessment is presented in the context of practical sized capacitors. A novel digital hardware-based capacitor

voltage balancing control scheme is proposed and shown to work well without the need of voltage sensors on the capacitors.

Space vector PWM is investigated and a very simple approach to computation of the duty cycles using a carrier-based implementation to generate the space vector firing pattern is presented. It is shown to give the same results as more complex algorithms adopted in the past, aimed at the selection of the synthesising vectors from the large number of switching state vectors in the multilevel inverter. The novel PWM balancing strategy ensures that the inverter operates correctly in a balanced state.

An experimental three-phase, five-level inverter has been constructed and used to confirm the validity of the simulation work. Results presented show that the inverter operates correctly, with balanced capacitor voltages, under all forms of sinusoidal modulation control.

Table of Contents

Acknowledgements	ii
Abstract.....	iii
Table of Figures.....	x
Table of Tables	xviii
List of Symbols	xx
List of Abbreviations	xxi
Chapter 1 INTRODUCTION	1
1.1 Electronic Power Conversion	1
1.2 Multilevel Converter Topologies	2
1.2.1 Diode-Clamped Converter	3
1.2.2 Flying-Capacitor Converter	5
1.2.3 Cascaded-Cell Converter	8
1.2.4 Alternative Multilevel Inverters.....	9
1.2.5 Benefits of Increased Voltage Levels	11
1.3 Multilevel Converter Control Methods.....	12
1.3.1 Selective Harmonic Elimination	13
1.3.2 Sine-Triangle PWM	15
1.3.3 Space Vector PWM.....	17
1.3.4 Hysteretic Current Control.....	19
1.4 Multilevel Converter Applications	20
1.4.1 Forms of Power Conversion	20
1.4.2 Medium Voltage Drive Systems.....	21
1.4.3 Power Conditioning	22
1.5 Challenges and Practical Issues	23
1.6 Motivation and Objectives.....	25
1.7 References.....	27
Chapter 2 CONVERTER MODELLING AND ANALYSIS.....	35
2.1 Introduction.....	35
2.2 Review of State-of-the-Art	35
2.3 Fundamental Circuit Operation.....	40

2.3.1 Flying-Capacitor Converter Topologies	40
2.3.2 Inverter Operating States	43
2.3.3 System Balancing Requirement	45
2.4 Modelling of Flying-Capacitor Inverter	51
2.4.1 Laplace Circuit Analysis of Capacitor Voltages	51
2.4.2 Laplace Analysis of Multi-Cell Circuit	56
2.4.3 Simple Circuit Model of Converter	57
2.5 Development of an Inverter Simulator	60
2.5.1 Simulator Software Design	60
2.5.2 Computation of Harmonic Distortion	63
2.5.3 Cell-Capacitor Requirement Indicator	65
2.5.4 Generic Load Model	67
2.6 Conclusions	69
2.7 References	70
Chapter 3 SELECTIVE HARMONIC ELIMINATION	77
3.1 Introduction	77
3.2 Optimal SHE Control	79
3.3 Pattern Balancing Control Strategy	84
3.3.1 Switching States in a Four-Cell Inverter	85
3.3.2 Switching Pattern Selection	87
3.3.3 Comparison of Balanced Switching Patterns	92
3.3.4 Comparison of Balanced Patterns with Different Energy Factors	96
3.3.5 Effect of Optimum Balancing Pattern on Different SHE Schemes	97
3.3.6 Closed-Loop Capacitor Voltage Balancing	99
3.4 Optimum Cell-Capacitor Selection	102
3.4.1 Inverter Characteristics	103
3.4.2 Inverter Design Example	105
3.5 Steady-State Performance of Simulated Inverter	107
3.5.1 Overall Inverter Performance	107
3.5.2 Output Waveform Harmonic Distortion	110
3.5.3 Performance Over Whole Modulation Range	112

3.6 Transient Performance of Inverter	114
3.6.1 Effect of DC Link Voltage Changes	114
3.6.1.1 Balancing Pattern Control Behaviour	114
3.6.1.2 Improved Control of Cell-Capacitor Voltage Balancing ..	115
3.6.2 Load Transient Behaviour	118
3.6.3 Control Voltage Demand Variations	119
3.7 Conclusions	121
3.8 References	122
Chapter 4 SINE-TRIANGLE PWM	124
4.1 Introduction	124
4.2 Multilevel Carrier PWM Schemes	124
4.2.1 Carrier Placement Strategies	126
4.2.1.1 Phase Disposed PWM	127
4.2.1.2 Opposition Disposition PWM Schemes	132
4.2.1.3 Phase Shifting PWM Schemes	135
4.2.1.4 Alternative Carrier Placement PWM Schemes	137
4.2.2 Extending the Modulation Depth	140
4.2.3 Reference Sampling Methods	142
4.2.4 Comparison of Multilevel PWM Schemes	144
4.3 Cell-Capacitor Balancing Scheme	146
4.3.1 Optimum Pattern Balancing Control	147
4.3.2 Sub-Carrier Balancing Control	149
4.4 Practical Design and Performance Issues	153
4.4.1 Inverter Characteristics	153
4.4.2 Realistic Load Modelling	156
4.4.3 Influence of Different PWM Frequencies	158
4.4.4 Influence of FPGA Clock	162
4.4.5 Influence of Inverter Dead-Time	163
4.5 Practical System Performance Comparison	167
4.6 Conclusions	171
4.7 References	172

Chapter 5 SPACE VECTOR PWM.....	175
5.1 Introduction.....	175
5.2 Space-Vector Representation.....	175
5.2.1 Three-Phase Clarke Transformation	176
5.2.2 Space Vector Duty Cycle Computation	178
5.3 Multilevel Space Vector PWM.....	181
5.4 Ideal SVPWM Multilevel Firing Signals	189
5.5 Performance of Balanced Inverter	194
5.6 Conclusions.....	198
5.7 References.....	199
Chapter 6 EXPERIMENTAL RESULTS	201
6.1 Introduction.....	201
6.2 Laboratory Prototype Inverter Design and Test.....	201
6.2.1 Power Electronics	201
6.2.2 Control System.....	205
6.2.3 Test and Measurement System	208
6.3 SHE Control Experimental Results	209
6.3.1 Performance and Balancing	209
6.3.2 Balancing Pattern Comparison	213
6.3.3 Variable Load Performance	216
6.3.4 Input Voltage Transient Behaviour.....	218
6.4 PWM Experimental Results.....	219
6.4.1 Sine-Triangle PWM Pattern-Based System Balancing.....	221
6.4.2 Sine-Triangle PWM Sub-Carrier Rotation Balancing	224
6.4.3 Modulation Depth Variation.....	228
6.4.4 Sine-Triangle PWM Carrier Schemes.....	229
6.4.5 Third Harmonic Injection Sine-Triangle PWM.....	231
6.4.6 Space Vector PWM.....	233
6.4.7 Performance Comparison of Different PWM Schemes.....	234
6.4.8 Input Voltage Transient Behaviour.....	235
6.5 Conclusions.....	236
6.6 References.....	237

Chapter 7 CONCLUSIONS	238
7.1 Achievements.....	238
7.2 Recommendations for Future Work.....	239
Appendix A SHE STAIRCASE ANGLE COMPUTATION.....	242
Appendix B PUBLISHED PAPER BIBLIOGRAPHY	244

Table of Figures

Figure 1.2.1: Five-level diode-clamped bridge inverter	4
Figure 1.2.2: Diode-clamped multilevel inverter limbs.....	5
Figure 1.2.3: Five-level flying-capacitor bridge inverter.....	6
Figure 1.2.4: Flying-capacitor multilevel inverter limbs	7
Figure 1.2.5: Five-level cascaded-cell bridge inverter.....	8
Figure 1.2.6: Generalised four-level converter structure	10
Figure 1.2.7: Cascaded transformer multilevel inverter	11
Figure 1.2.8: Time and frequency domain comparison between two- and three- level inverter-limb voltage waveforms	12
Figure 1.3.1: Three-level inverter output voltage with 5th and 7th harmonics elimination	15
Figure 1.3.2: Spectrum of three-level inverter output voltage with 5th and 7th harmonics elimination.....	15
Figure 1.3.3: Two-cell phase disposition SPWM waveforms ($m_a = 0.9, m_f = 12$) ...	16
Figure 1.3.4: Two-cell phase shifted SPWM waveforms ($m_a = 0.9, m_f = 12$).....	17
Figure 1.3.5: Space vector diagram for a conventional two-level inverter.....	18
Figure 1.3.6: Symmetric firing pattern of the SVPWM scheme.....	18
Figure 1.3.7: Space vector diagram for two-cell, three-level inverter	19
Figure 1.4.1: Three-level diode-clamped multilevel intertie bi-directional converter	21
Figure 1.4.2: Shunt-connected multilevel inverter arrangement.....	22
Figure 1.4.3: Series-connected multilevel inverter arrangement.....	23
Figure 2.2.1: Annual flying-capacitor paper publication rate	36
Figure 2.2.2: Stacked multicell converter circuit.....	37
Figure 2.3.1: Buck regulator using high-side chopper module.....	40
Figure 2.3.2: Boost regulator using low-side chopper module	40
Figure 2.3.3: Asymmetric bridge circuit.....	41
Figure 2.3.4: Half-bridge circuit	41
Figure 2.3.5: Full-bridge circuit.....	42
Figure 2.3.6: Four-level inverter limb.....	42
Figure 2.3.7: Two-cell inverter limb operating states.....	44
Figure 2.3.8: Current flow paths in a cell capacitor.....	46

Figure 2.3.9: Firing waveforms for simple state rotation balancing in a three-cell inverter limb	49
Figure 2.4.1: Two-cell inverter limb	51
Figure 2.4.2: Laplace equivalent circuit for switch state 1	51
Figure 2.4.3: Laplace equivalent circuit for switch state 2	52
Figure 2.4.4: Two-cell inverter combined equivalent circuit.....	53
Figure 2.4.5: Transient build-up of the capacitor voltage.....	56
Figure 2.4.6: N-level flying-capacitor inverter limb.....	58
Figure 2.4.7: Two-cycles of steady-state load waveforms.....	59
Figure 2.4.8: Capacitor voltage build-up from inert state.....	60
Figure 2.5.1: Class hierarchy and derived simulation classes.....	61
Figure 2.5.2: Simulator graphical user interface.....	63
Figure 2.5.3: Generic load model circuit and voltage phasor diagram.....	68
Figure 3.1.1: Five-level flying-capacitor inverter circuit used for simulation.....	78
Figure 3.2.1: Two angle SHE control ideal inverter voltages, $m_a = 0.85$	79
Figure 3.2.2: Four angle SHE control ideal inverter voltages, $m_a = 0.85$	80
Figure 3.2.3: Ideal voltage spectra for SHE-4H2, and $m_a = 0.85$	81
Figure 3.2.4: Ideal voltage spectra for SHE-4H4, and $m_a = 0.85$	82
Figure 3.2.5: Line voltage THD variation with modulation index	82
Figure 3.2.6: Line voltage DF1 variation with modulation level index.....	83
Figure 3.2.7: Ideal line voltage spectrum versus m_a , for optimised SHE scheme	84
Figure 3.3.1: Ideal phase waveforms with 45° lagging current	85
Figure 3.3.2: Four-cell inverter phase-limb circuit.....	86
Figure 3.3.3: Allowable transitions between level states.....	87
Figure 3.3.4: Idealised phase waveforms with 45° lagging current.....	88
Figure 3.3.5: Idealised phase waveforms with 45° lagging current.....	90
Figure 3.3.6: Idealised phase waveforms and C3 current.....	91
Figure 3.3.7: Phase waveforms, PATTERN #1 (top), PATTERN #2 (bottom)	94
Figure 3.3.8: Line voltages, PATTERN #1 (top), PATTERN #2 (bottom).....	94
Figure 3.3.9: Line voltage spectrum, PATTERN #1 (top), PATTERN #2 (bottom).....	95
Figure 3.3.10: Phase current spectrum, PATTERN #1 (top), PATTERN #2 (bottom).....	95

Figure 3.3.11: Capacitor voltages, PATTERN #1 (top), PATTERN #2 (bottom) ...	96
Figure 3.3.12: Variation of line voltage THD with energy factor, ξ	97
Figure 3.3.13: Variation of phase current THD with energy factor, ξ	97
Figure 3.3.14: Line voltage THD variation with achieved modulation index	98
Figure 3.3.15: Phase current THD variation with achieved modulation index	98
Figure 3.3.16: Flow-chart for closed-loop capacitor voltage balancing	100
Figure 3.3.17: Capacitor voltage ripple, PATTERN #1 (top) and regulated capacitor voltage (bottom)	101
Figure 3.3.18: Line voltage spectrum comparison, PATTERN #1 (top) and regulated capacitor voltage (bottom)	102
Figure 3.3.19: Phase current spectrum comparison, PATTERN #1 (top) and regulated capacitor voltage (bottom)	102
Figure 3.4.1: Contour variation in line voltage THD for different DPF and ξ	104
Figure 3.4.2: Contour variation in phase current THD for different DPF and ξ	105
Figure 3.4.3: Variation in voltage & current THD and normalised blocking voltage with respect to the energy factor, ξ	105
Figure 3.5.1: Operating waveforms for simulated inverter, load DPF = 0.7	108
Figure 3.5.2: Line-voltage spectrum, 50 Hz fundamental, $m_a = 1.0$	110
Figure 3.5.3: Phase-current spectrum, 50 Hz fundamental, $m_a = 1.0$	111
Figure 3.5.4: Electronics voltage drop and phase current.....	112
Figure 3.5.5: Line voltage THD variation over modulation demand.....	112
Figure 3.5.6: Phase current THD variation over modulation demand.....	113
Figure 3.5.7: Error in fundamental amplitude	113
Figure 3.6.1: Step-up dc link transient, 50 Hz fundamental, $m_a = 1.0$	115
Figure 3.6.2: Failure of dc link transient, 50 Hz fundamental, $m_a = 1.0$	115
Figure 3.6.3: Capacitor voltage boosting states when phase current is positive.....	116
Figure 3.6.4: Capacitor voltage boosting states when phase current is negative....	117
Figure 3.6.5: Step-up dc link transient, 50 Hz fundamental, $m_a = 1.0$	118
Figure 3.6.6: Failure of dc link transient, 50 Hz fundamental, $m_a = 1.0$	118
Figure 3.6.7: Output waveforms and capacitor voltages for load transient	119
Figure 3.6.8: Output waveforms and capacitor voltages for transient demand voltage.....	120
Figure 4.2.1: Modulation waveforms for PD PWM, natural sampling, $m_a = 0.9$, $m_f = 15$	128

Figure 4.2.2: Voltage spectra for PD PWM, natural sampling, $m_a = 0.9$, $m_f = 15$..	128
Figure 4.2.3: Voltage spectra for PD PWM, natural sampling, $m_a = 0.9$, $m_f = 14$..	129
Figure 4.2.4: Voltage spectra for PD PWM, natural sampling with synchronous carriers, $m_a = 0.9$, $m_f = 14$	129
Figure 4.2.5: Low order harmonics versus frequency modulation index, m_f	130
Figure 4.2.6: Voltage spectra for PD PWM, natural sampling, $m_a = 0.9$, $m_f = 63$..	131
Figure 4.2.7: Voltage spectra for PD PWM, natural sampling, $m_a = 0.9$, $m_f = 62$..	131
Figure 4.2.8: Modulation waveforms for POD PWM, natural sampling, $m_a = 0.9$, $m_f = 15$	132
Figure 4.2.9: Modulation waveforms for APOD PWM, natural sampling, $m_a = 0.9$, $m_f = 15$	132
Figure 4.2.10: Modulation waveforms for POD, natural sampling, $m_a = 0.9$, $m_f = 12$	133
Figure 4.2.11: True symmetry POD, natural sampling, $m_a = 0.9$, $m_f = 12$	133
Figure 4.2.12: Voltage spectra for POD PWM, natural sampling, $m_a = 0.9$, $m_f = 60$	134
Figure 4.2.13: Voltage spectra for APOD PWM, natural sampling, $m_a = 0.9$, $m_f = 60$	135
Figure 4.2.14: Modulation waveforms for PS PWM, natural sampling, $m_a = 0.9$, $m_f = 3$	136
Figure 4.2.15: Modulation waveforms for HPS PWM, natural sampling, $m_a = 0.9$, $m_f = 6$	137
Figure 4.2.16: Voltage spectra for PS PWM, natural sampling, $m_a = 0.9$, $m_f = 15$	137
Figure 4.2.17: Modulation waveforms for SPD PWM, natural Sampling, $m_a = 0.9$, $m_f = 15$	138
Figure 4.2.18: Voltage spectra for SPD PWM, natural sampling, $m_a = 0.9$, $m_f = 60$	138
Figure 4.2.19: Modulation waveforms for SPOD PWM, natural Sampling, $m_a = 0.9$, $m_f = 12$	139
Figure 4.2.20: Voltage spectra for SPOD PWM, natural sampling, $m_a = 0.9$, $m_f = 60$	139
Figure 4.2.21: Modulation waveforms for DPS PWM, natural Sampling, $m_a = 0.9$, $m_f = 15$	140
Figure 4.2.22: Voltage spectra for DPS PWM, natural sampling, $m_a = 0.9$, $m_f = 60$	140
Figure 4.2.23: 1/6th Third harmonic injection PD PWM, natural sampling, $m_a = 1.155$, $m_f = 15$	141

Figure 4.2.24: Voltage spectra of PD + 3rd PWM, natural sampling, $m_a = 0.9$, $m_f = 60$	142
Figure 4.2.25: PD PWM symmetric sampling waveforms, $m_a = 0.9$, $m_f = 15$	143
Figure 4.2.26: PD PWM asymmetric sampling waveforms, $m_a = 0.9$, $m_f = 15$	143
Figure 4.2.27: PD PWM line voltage spectra, natural sampling (top), symmetric sampling (middle), asymmetric sampling (bottom), $m_a = 0.9$, $m_f = 60$	144
Figure 4.2.28: THD versus modulation index, m_a for different carrier schemes	146
Figure 4.2.29: DF1 versus modulation index, m_a for different carrier schemes	146
Figure 4.3.1: System waveforms for pattern balancing PD PWM, $m_a = 1$, $m_f = 60$	148
Figure 4.3.2: System spectra for pattern balancing PD PWM, $m_a = 1$, $m_f = 60$	149
Figure 4.3.3: Sub-carrier PWM balance scheme digital logic block diagram	150
Figure 4.3.4: Balance scheme timing diagram ($m_f = 15$, $m_a = 0.9$)	151
Figure 4.3.5: System waveforms for logic balancing PD PWM, $m_a = 1$, $m_f = 60$..	152
Figure 4.3.6: System spectra for logic balancing PD PWM, $m_a = 1$, $m_f = 60$	153
Figure 4.4.1: Contour of line voltage THD, $m_a = 1.0$, $m_f = 60$	155
Figure 4.4.2: Contour of phase current THD, $m_a = 1.0$, $m_f = 60$	155
Figure 4.4.3: THD and blocking voltage variations with load, $m_a = 1.0$, $m_f = 60$..	156
Figure 4.4.4: Blocking voltage variations comparison of SHE and PWM, displacement power factor = 0.8	156
Figure 4.4.5: System waveforms for 1 kW, DPF = 0.7 ac load with asymmetric sampled PD PWM, $m_a = 1$, $m_f = 60$	157
Figure 4.4.6: System spectra for 1 kW, DPF = 0.7 ac motor load with asymmetric sampled PD PWM, $m_a = 1$, $m_f = 60$	158
Figure 4.4.7: Variations in THD and blocking voltage over range of PWM frequencies	159
Figure 4.4.8: PWM controlled FPGA clock circuit	160
Figure 4.4.9: Variations in THD and blocking voltage over range of PWM frequencies with VCOX clock	161
Figure 4.4.10: Variation in inverter performance for different FPGA clocks	163
Figure 4.4.11: Modulation timing diagram including dead-time blanking	164
Figure 4.4.12: Comparison of effect on phase voltage and current of no dead-time (top) and with a 20 μ s dead-time (bottom)	165
Figure 4.4.13: THD, blocking voltage and modulation parameter variations with dead-time	166

Figure 4.4.14: Voltage and current spectra for $m_f = 180$, $m_a = 1$ and 5 μ s dead-time	167
Figure 5.2.1: Relationship between stationary reference frame and complex space vector frame	177
Figure 5.2.2: Inverter state space vector diagram	178
Figure 5.2.3: Sector 0 diagrammatic depiction of vector duty computation	179
Figure 5.2.4: Space Vector Modulation Timing Diagram	180
Figure 5.3.1 Four-cell inverter normalised space vector constellation diagram.....	181
Figure 5.3.2 Voltage Reference Vector in Sector 0	182
Figure 5.3.3 Vector Summation for Reference	183
Figure 5.3.4 Space vector decomposition in sector 0	184
Figure 5.3.5 Space vector carrier-based implementation timing diagram	186
Figure 5.3.6: SVPWM equivalent reference, fundamental and injected 3rd order signal, $m_a = 0.9$	188
Figure 5.3.7: Error between equivalent SVPWM injected signal and approximated triangle	188
Figure 5.4.1: SVPWM waveforms, $m_a = 1.0$, $m_f = 15$	189
Figure 5.4.2: Voltage spectra of SVPWM, $m_a = 1.0$, $m_f = 15$	190
Figure 5.4.3: SVPWM waveforms, $m_a = 1.0$, $m_f = 12$	190
Figure 5.4.4: Voltage spectra of SVPWM, $m_a = 1.0$, $m_f = 12$	191
Figure 5.4.5: Phase adjusted SVPWM waveforms, $m_a = 1.0$, $m_f = 12$	191
Figure 5.4.6: Voltage spectra of phase adjusted SVPWM, $m_a = 1.0$, $m_f = 12$	192
Figure 5.4.7: Voltage spectra of SVPWM with angle adjust, $m_a = 0.9$, $m_f = 60$	192
Figure 5.4.8: THD versus modulation index, m_a for SVPWM with $m_f = 60$	193
Figure 5.4.9: DF1 versus modulation index, m_a for SVPWM with $m_f = 60$	193
Figure 5.5.1: SVPWM waveforms, $m_f = 60$, $m_a = 1.0$	195
Figure 5.5.2: SVPWM spectra, $m_f = 60$, $m_a = 1.0$	196
Figure 6.2.1: Inverter phase limb schematic diagram	202
Figure 6.2.2: Gate drive circuit diagram	203
Figure 6.2.3: Dual-IGBT PCB	204
Figure 6.2.4: Flying-capacitor inverter assembly	205
Figure 6.2.5: Block diagram of sine-triangle PWM digital design for one phase ..	207
Figure 6.2.6: Block diagram of test and measurement system	208
Figure 6.2.7: Test and measurement laboratory setup	209

Figure 6.3.1: Oscillogram of the three phase voltages (upper) and a line voltage (bottom) (50 V/div).....	210
Figure 6.3.2: Phase and line voltage spectra for SHE-4H2 scheme with $m_a = 1.0$	211
Figure 6.3.3: Variation of line voltage THD against modulation index, m_a	211
Figure 6.3.4: Variation of line voltage DF1 against modulation index, m_a	212
Figure 6.3.5: Amplitude of low order frequency components versus modulation index, m_a	212
Figure 6.3.6: PATTERN #1 phase current (top) and cell-capacitor voltages.....	213
Figure 6.3.7: PATTERN #2 phase current (top) and cell-capacitor voltages.....	214
Figure 6.3.8: PATTERN #1 phase current (top) and line voltages.....	214
Figure 6.3.9: PATTERN #2 phase current (top) and line voltages.....	215
Figure 6.3.10: Line voltages spectra for PATTERN #1, experimental (top) and simulated (bottom)	216
Figure 6.3.11: Line voltages spectra for PATTERN #2, experimental (top) and simulated (bottom)	216
Figure 6.3.12: Variation of power quality indicators for a 160 mH inductive load	217
Figure 6.3.13: Variation of power quality indicators for a 40 mH inductive load..	218
Figure 6.3.14: Turn-on transient input voltage, capacitor voltage variation.....	219
Figure 6.3.15: Turn-off transient input voltage, capacitor voltage variation.....	219
Figure 6.4.1: Phase current (top) and line voltages with pattern balancing.....	221
Figure 6.4.2: Phase current (top) and cell-capacitor voltages for pattern balancing.....	222
Figure 6.4.3: Experimental PWM load waveform spectra.....	223
Figure 6.4.4: Simulated PWM load waveform spectra.....	223
Figure 6.4.5: Performance of prototype inverter for different switching frequencies	224
Figure 6.4.6: Phase current (top) and cell-capacitor voltages	225
Figure 6.4.7: Phase current (top) and line voltages	226
Figure 6.4.8: Phase voltage (top), phase current (middle) and line voltage (bottom).....	226
Figure 6.4.9: Measured PD PWM load waveform spectra	227
Figure 6.4.10: Simulated PD PWM load waveform spectra.....	228
Figure 6.4.11: Performance variations at different modulation depths.....	229

Figure 6.4.12: Phase voltage spectra. PD (top), POD (middle) and APOD (bottom).....	230
Figure 6.4.13: Line voltage spectra. PD (top), POD (middle) and APOD (bottom).....	230
Figure 6.4.14: Current spectra. PD (top), POD (middle) and APOD (bottom)	231
Figure 6.4.15: PD PWM with third harmonic injection waveforms.....	232
Figure 6.4.16: PD with 1/6th third harmonic injection spectra.....	232
Figure 6.4.17: Space vector PWM waveforms	233
Figure 6.4.18: Space vector PWM spectra.....	234
Figure 6.4.19: Cell-capacitor transient characteristic	236

Table of Tables

Table 1.2.1: Five-level diode-clamped bridge inverter switching states	4
Table 1.2.2: Five-level flying-capacitor bridge inverter switching states.....	7
Table 1.2.3: Five-level cascaded-cell bridge inverter switching states.....	9
Table 1.5.1: Comparison of the number of main power components.....	24
Table 1.5.2: Maximum harmonic current as percentage of fundamental current	25
Table 2.3.1: Flying-capacitor inverter complexity.....	45
Table 2.3.2: Switching states for 4-cell inverter, $m = 2$	47
Table 2.3.3: Switching states for 5-cell inverter, $m = 2$	47
Table 2.3.4: Minimum number of states for balancing.....	48
Table 2.3.5: Number of balancing permutations	50
Table 3.3.1: Capacitor voltage net change for each inverter limb switching state ...	86
Table 3.3.2: 24 groups of switching sequences	89
Table 3.3.3: Results breakdown comparison for example patterns and ideal case ...	93
Table 3.3.4: Truth table for capacitor voltage comparators.....	99
Table 3.5.1: Simulated electrical performance of system.....	109
Table 3.5.2: Capacitor operating conditions	109
Table 3.6.1: Switching states for optimum capacitor bucking/boosting.....	116
Table 4.2.1: Voltage harmonic distortion for different carrier schemes, $m_a = 1.0$, $m_f = 60$	145
Table 4.5.1: Simulator settings for PWM scheme comparison.....	168
Table 4.5.2: Output performance comparison of different schemes ($m_f = 60$)	169
Table 4.5.3: Output distortion comparison of different carrier schemes ($m_f = 60$)	169
Table 4.5.4: Phase balancing performance comparison of different carrier schemes	170
Table 4.5.5: Effect of switching frequency on performance.....	171
Table 5.3.1: Sector duty equations.....	185
Table 5.3.2: Phase reference equations.....	187
Table 5.5.1: Output performance comparison of different schemes.....	196
Table 5.5.2: Output distortion comparison of different carrier schemes	197
Table 5.5.3: Phase balancing performance comparison of different carrier schemes	198

Table 6.3.1: Operating performance of different balancing patterns.....	215
Table 6.4.1: Modulation control variables to reduce bit errors for PWM	220
Table 6.4.2: Operating performance of different balancing patterns.....	225
Table 6.4.3: Measured harmonic distortion factors for various carrier schemes....	235

List of Principle Symbols

Symbol	Meaning	Units
N	number of inverter cells	
V_{dc}	dc link voltage	Volt
V_{level}	inverter level voltage	Volt
V_1	fundamental voltage	Volt
f_1	fundamental frequency	Hertz
ω_1	angular fundamental frequency	radian/s
ϕ	angular displacement between voltage and current fundamentals	radian
$\cos\phi$	displacement power factor	
α	control firing angle	radian
m_a	amplitude modulation index	
m_f	frequency modulation index	
D	PWM duty cycle	
T_s	PWM switching period	second
\mathbf{V}	voltage space vector	Volt
m	voltage level	
LEV	number of states	
SEQ	number of switching sequences	
P	number of patterns	
B	number of balancing cycles	
\mathbf{V}_C	cell-capacitor voltage vector	Volt
\mathbf{J}	Jordan switching state control matrix	
\mathbf{S}	switching state vector	
\mathbf{C}	capacitor matrix	Farad ⁻¹
E_c	energy stored in a unit cell-capacitor	Joule
ξ	energy factor	s ⁻¹

All others symbols have their usually accepted meaning.

List of Abbreviations

AFE	active front-end
APOD	alternative phase opposition disposition
ASIC	application specific integrated circuit
CAD	computer-aided design
CLK	clock
CSI	current source inverter
DF1	distortion factor 1
DF2	distortion factor 2
DPF	displacement power factor
DPS	disposed phase shift
DSP	digital signal processor
EMC	electromagnetic compatibility
FACTS	flexible alternating current transmission system
FFT	fast Fourier transform
FPGA	field programmable gate array
GTO	gate-turn-off thyristor
GUI	graphical user interface
HPS	hybrid phase shift
HVDC	high-voltage direct current
IGBT	insulated gate bipolar transistor
IGCT	insulated gate-commutated thyristor
SCR	silicon controlled rectifier
MOSFET	metal oxide semiconductor field effect transistor
MUX	multiplexer
NPC	neutral point clamped
OOP	object oriented programming
PCB	printed circuit board
PD	phase disposition
PF	power factor
PFC	power factor correction
PI	proportional integral
PIN	positive-intrinsic-negative
PLL	phase locked loop
POD	phase opposition disposition
PS	phase shift
PWM	pulse width modulation
RFI	radio frequency interference

ROM	read-only memory
STATCOM	static compensator
SHE	selective harmonic elimination
SHE-4H2	SHE four cell two harmonics
SHE-4H4	SHE four cell four harmonics
SMPS	switched-mode power supply
SPD	shifted phase disposition
SPOD	shifted phase opposition disposition
SPWM	sinusoidal pulse width modulation
SVPWM	space vector pulse width modulation
THD	total harmonic distortion
TPF	true power factor
UPFC	unified power flow controller
UPLC	universal power line conditioner
UPS	uninterruptible power system
VAr	volt-ampere reactive
VCOX	voltage controlled oscillator crystal
VHDL	VHSIC hardware description language
VHSIC	very high speed integrated circuit
VSI	voltage source inverter
WTHD	weighted total harmonic distortion
ZCT	zero current transition
ZVT	zero voltage transition